

# ***TMS320C6713 DSK***

*Technical  
Reference*



# TMS320C6713 DSK Technical Reference

506735-0001 Rev. A  
May 2003

**SPECTRUM DIGITAL, INC.**  
**12502 Exchange Drive, Suite 440 Stafford, TX. 77477**  
**Tel: 281.494.4505 Fax: 281.494.5310**  
**sales@spectrumdigital.com www.spectrumdigital.com**

### **IMPORTANT NOTICE**

Spectrum Digital, Inc. reserves the right to make changes to its products or to discontinue any product or service without notice. Customers are advised to obtain the latest version of relevant information to verify that the data being relied on is current before placing orders.

Spectrum Digital, Inc. warrants performance of its products and related software to current specifications in accordance with Spectrum Digital's standard warranty. Testing and other quality control techniques are utilized to the extent deemed necessary to support this warranty.

Please be aware that the products described herein are not intended for use in life-support appliances, devices, or systems. Spectrum Digital does not warrant nor is Spectrum Digital liable for the product described herein to be used in other than a development environment.

Spectrum Digital, Inc. assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does Spectrum Digital warrant or represent any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of Spectrum Digital, Inc. covering or relating to any combination, machine, or process in which such Digital Signal Processing development products or services might be or are used.

### **WARNING**

This equipment is intended for use in a laboratory test environment only. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures necessary to correct this interference.

# Contents

---

---

<b>1</b>	<b>Introduction to the TMS320C6713 DSK Module</b> .....	<b>1-1</b>
	<i>Provides you with a description of the TMS320C6713 DSK Module, key features, and block diagram.</i>	
1.1	Key Features .....	1-2
1.2	Functional Overview .....	1-3
1.3	Basic Operation .....	1-4
1.4	Memory Map .....	1-5
1.5	Configuration Switch Settings .....	1-6
1.6	Power Supply .....	1-6
<b>2</b>	<b>Board Components</b> .....	<b>2-1</b>
	<i>Describes the operation of the major board components on the TMS320C6713 DSK.</i>	
2.1	CPLD (programmable Logic) .....	2-2
2.1.1	CPLD Overview .....	2-2
2.1.2	CPLD Registers .....	2-3
2.1.3	USER_REG Register .....	2-3
2.1.4	DC_REG Register .....	2-4
2.1.5	Version Register .....	2-4
2.1.6	MISC Register .....	2-5
2.2	Codec Interface .....	2-6
2.3	SRAM Interface .....	2-7
2.4	Flash ROM Interface .....	2-7
2.5	LEDs and DIP Switches .....	2-7
2.6	Daughter Card Interface .....	2-8
<b>3</b>	<b>Physical Specifications</b> .....	<b>3-1</b>
	<i>Describes the physical layout of the TMS320C6713 DSK and its connectors.</i>	
3.1	Board Layout .....	3-2
3.2	Connector Index .....	3-3
3.3	Expansion Connectors .....	3-3
3.3.1	J4, Memory Expansion .....	3-4
3.3.2	J3, Peripheral Expansion .....	3-5
3.3.3	J1, HPI Expansion Connector .....	3-6
3.4	Audio Connectors .....	3-7
3.4.1	J301, Microphone Connector .....	3-7
3.4.2	J303, Audio Line In Connector .....	3-7
3.4.3	J304, Audio Line Out Connector .....	3-8
3.4.4	J302, Headphone Connector .....	3-8
3.5	Power Connectors .....	3-9
3.5.1	J5, +5V Main Power Connector .....	3-9
3.5.2	J6, Optional Power Connector .....	3-9
3.6	Miscellaneous Connectors .....	3-10

3.6.1	J201, USB Port	3-10
3.6.2	J8, External JTAG Connector	3-10
3.6.3	JP3, PLD Programming Connector	3-11
3.7	System LEDs	3-11
3.8	Reset Switch	3-11
<b>A</b>	<b>Schematics</b>	<b>A-1</b>
	<i>Contains the schematics for the TMS320C6713 DSK</i>	
<b>B</b>	<b>Mechanical Information</b>	<b>B-1</b>
	<i>Contains the mechanical information about the TMS320C6713 DSK</i>	

## About This Manual

This document describes the board level operations of the TMS320C6713 DSP Starter Kit (DSK) module. The DSK is based on the Texas Instruments TMS320C6713 Digital Signal Processor.

The TMS320C6713 DSK is a table top card to allow engineers and software developers to evaluate certain characteristics of the TMS320C6713 DSP to determine if the processor meets the designers application requirements. Evaluators can create software to execute onboard or expand the system in a variety of ways.

## Notational Conventions

This document uses the following conventions.

The TMS320C6713 DSK will sometimes be referred to as the DSK.

Program listings, program examples, and interactive displays are shown in a special italic typeface. Here is a sample program listing.

```
equations  
!rd = !strobe&rw;
```

## Information About Cautions

This book may contain cautions.

***This is an example of a caution statement.***

A caution statement describes a situation that could potentially damage your software, or hardware, or other equipment. The information in a caution is provided for your protection. Please read each caution carefully.

## Related Documents

Texas Instruments TMS320C67xx DSP CPU Reference Guide  
Texas Instruments TMS320C67xx DSP Peripherals Reference Guide

**Table 1: Manual History**

Revision	History
A	Alpha Release

# Chapter 1

## Introduction to the TMS320C6713 DSK

---

---


---

Chapter One provides a description of the TMS320C6713 DSK along with the key features and a block diagram of the circuit board.

<b>Topic</b>	<b>Page</b>
1.1 Key Features	1-2
1.2 Functional Overview	1-3
1.3 Basic Operation	1-4
1.4 Memory Map	1-5
1.5 Configuration Switch Settings	1-6
1.6 Power Supply	1-6

### 1.1 Key Features

The C6713 DSK is a low-cost standalone development platform that enables users to evaluate and develop applications for the TI C67xx DSP family. The DSK also serves as a hardware reference design for the TMS320C6713 DSP. Schematics, logic equations and application notes are available to ease hardware development and reduce time to market.



The DSK comes with a full compliment of on-board devices that suit a wide variety of application environments. Key features include:

- A Texas Instruments TMS320C6713 DSP operating at 225 MHz.
- An AIC23 stereo codec
- 8 Mbytes of synchronous DRAM
- 512 Kbytes of non-volatile Flash memory (256 Kbytes usable in default configuration)
- 4 user accessible LEDs and DIP switches
- Software board configuration through registers implemented in CPLD
- Configurable boot options
- Standard expansion connectors for daughter card use
- JTAG emulation through on-board JTAG emulator with USB host interface or external emulator
- Single voltage power supply (+5V)

## **1.2 Functional Overview of the TMS320C6713 DSK**

The DSP on the 6713 DSK interfaces to on-board peripherals through a 32-bit wide EMIF (External Memory InterFace). The SDRAM, Flash and CPLD are all connected to the bus. EMIF signals are also connected daughter card expansion connectors which are used for third party add-in boards.

The DSP interfaces to analog audio signals through an on-board AIC23 codec and four 3.5 mm audio jacks (microphone input, line input, line output, and headphone output). The codec can select the microphone or the line input as the active input. The analog output is driven to both the line out (fixed gain) and headphone (adjustable gain) connectors. McBSP0 is used to send commands to the codec control interface while McBSP1 is used for digital audio data. McBSP0 and McBSP1 can be re-routed to the expansion connectors in software.

A programmable logic device called a CPLD is used to implement glue logic that ties the board components together. The CPLD has a register based user interface that lets the user configure the board by reading and writing to its registers.

The DSK includes 4 LEDs and a 4 position DIP switch as a simple way to provide the user with interactive feedback. Both are accessed by reading and writing to the CPLD registers.

An included 5V external power supply is used to power the board. On-board switching voltage regulators provide the +1.26V DSP core voltage and +3.3V I/O supplies. The board is held in reset until these supplies are within operating specifications.

Code Composer communicates with the DSK through an embedded JTAG emulator with a USB host interface. The DSK can also be used with an external emulator through the external JTAG connector.

### **1.3 Basic Operation**

The DSK is designed to work with TI's Code Composer Studio development environment and ships with a version specifically tailored to work with the board. Code Composer communicates with the board through the on-board JTAG emulator. To start, follow the instructions in the Quick Start Guide to install Code Composer. This process will install all of the necessary development tools, documentation and drivers.

After the install is complete, follow these steps to run Code Composer. The DSK must be fully connected to launch the DSK version of Code Composer.

- 1) Connect the included power supply to the DSK.
- 2) Connect the DSK to your PC with a standard USB cable (also included).
- 3) Launch Code Composer from its icon on your desktop.

Detailed information about the DSK including a tutorial, examples and reference material is available in the DSK's help file. You can access the help file through Code Composer's help menu. It can also be launched directly by double-clicking on the file `c6713dsk.hlp` in Code Composer's `docs\hlp` subdirectory.

### 1.4 Memory Map

The C67xx family of DSPs has a large byte addressable address space. Program code and data can be placed anywhere in the unified address space. Addresses are always 32-bits wide.

The memory map shows the address space of a generic 6713 processor on the left with specific details of how each region is used on the right. By default, the internal memory sits at the beginning of the address space. Portions of the internal memory can be reconfigured in software as L2 cache rather than fixed RAM.

The EMIF has 4 separate addressable regions called chip enable spaces (CE0-CE3). The SDRAM occupies CE0 while the Flash and CPLD share CE1. CE2 and CE3 are generally reserved for daughtercards.

Address	C67x Family Memory Type	6713 DSK
0x00000000	Internal Memory	Internal Memory
0x00030000	Reserved Space or Peripheral Regs	Reserved or Peripheral
0x80000000	EMIF CE0	SDRAM
0x90000000	EMIF CE1	Flash CPLD
0xA0000000	EMIF CE2	Daughter Card
0xB0000000	EMIF CE3	

0x90080000

**Figure 1-2, Memory Map, C6713 DSK**

### 1.5 Configuration Switch Settings

The DSK has 4 configuration switches that allows users to control the operational state of the DSP when it is released from reset. The configuration switch block is labeled SW3 on the DSK board, next to the reset switch.

Configuration switch 1 controls the endianness of the DSP while switches 2 and 3 configure the boot mode that will be used when the DSP starts executing. Configuration switch 4 controls the on-chip multiplexing of HPI and McASP signals brought out to the HPI expansion connector. By default all switches are off which corresponds to EMIF boot (out of 8-bit Flash) in little endian mode and HPI signals on the HPI expansion connector.

**Table 1: Configuration Switch Settings**

Switch 1	Switch 2	Switch 3	Switch 4	Configuration Description
Off				Little endian (default)
On				Big endian
	Off	Off		EMIF boot from 8-bit Flash (default)
	Off	On		HPI/Emulation boot
	On	Off		32-bit EMIF boot
	On	On		16-bit EMIF boot
			Off	HPI enabled on HPI pins (default)
			On	McASP1 enabled on HPI pins

### 1.6 Power Supply

The DSK operates from a single +5V external power supply connected to the main power input (J5). Internally, the +5V input is converted into +1.26V and +3.3V using separate voltage regulators. The +1.26V supply is used for the DSP core while the +3.3V supply is used for the DSP's I/O buffers and all other chips on the board. The power connector is a 2.5mm barrel-type plug.

There are three power test points on the DSK at JP1, JP2 and JP4. All I/O current passes through JP2 while all core current passes through JP1. All system current passes through JP4. Normally these jumpers are closed. To measure the current passing through remove the jumpers and connect the pins with a current measuring device such as a multimeter or current probe.

It is possible to provide the daughter card with +12V and -12V when the external power connector (J6) is used.

# Chapter 2

## Board Components

---

---

---

This chapter describes the operation of the major board components on the TMS320C6713 DSK.

<b>Topic</b>	<b>Page</b>
2.1 CPLD (Programmable Logic)	2-2
2.1.1 CPLD Overview	2-2
2.1.2 CPLD Registers	2-3
2.1.3 USER_REG Register	2-3
2.1.4 DC_REG Register	2-4
2.1.5 Version Register	2-4
2.1.6 MISC Register	2-5
2.2 AIC23 Codec	2-6
2.3 Synchronous DRAM	2-7
2.4 Flash Memory	2-7
2.5 LEDs and DIP Switches	2-7
2.6 Daughter Card Interface	2-8

## **2.1 CPLD (Programmable Logic)**

The C6713 DSK uses an Altera EPM3128TC100-10 Complex Programmable Logic Device (CPLD) device to implement:

- 4 Memory-mapped control/status registers that allow software control of various board features.
- Control of the daughter card interface and signals.
- Assorted "glue" logic that ties the board components together.

### **2.1.1 CPLD Overview**

The CPLD logic is used to implement functionality specific to the DSK. Your own hardware designs will likely implement a completely different set of functions or take advantage of the DSPs high level of integration for system design and avoid the use of external logic completely.

The CPLD implements simple random logic functions that eliminate the need for additional discrete devices. In particular, the CPLD aggregates the various reset signals coming from the reset button and power supervisors and generates a global reset.

The EPM3128TC100-10 is a 3.3V (5V tolerant), 100-pin QFP device that provides 128 macrocells, 80 I/O pins, and a 10 ns pin-to-pin delay. The device is EEPROM-based and is in-system programmable via a dedicated JTAG interface (a 10-pin header on the DSK). The CPLD source files are written in the industry standard VHDL (Hardware Design Language) and included with the DSK.

## 2.1.2 CPLD Registers

The 4 CPLD memory-mapped registers allows users to control CPLD functions in software. On the 6713 DSK the registers are primarily used to access the LEDs and DIP switches and control the daughter card interface. The registers are mapped into EMIF CE1 data space at address 0x90080000. They appear as 8-bit registers with a simple asynchronous memory interface. The following table gives a high level overview of the CPLD registers and their bit fields:

The table below shows the bit definitions for the 4 registers in CPLD.

**Table 1: CPLD Register Definitions**

Offset	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	USER_REG	USR_SW3 R	USR_SW2 R	USR_SW1 R	USR_SW0 R	USR_LED3 R/W 0(Off)	USR_LED2 R/W 0(Off)	USR_LED1 R/W 0(Off)	USR_LED0 R/W 0(Off)
1	DC_REG	DC_DET R	0	DC_STAT1 R	DC_STAT0 R	DC_RST R 0(No reset)	0	DC_CNTL1 R/W 0(low)	DC_CNTL0 R/W 0(low)
4	VERSION	CPLD_VER[3:0] R				0	BOARD_VERSION[2:0] R		
6	MISC	SCR_5 R/W 0	SCR_4 R/W 0	SCR_3 R/W 0	SCR_2 R/W 0	SCR_1 R/W 0	FLASH_PAGE R/W 0 (Flash A19=0)	McBSP1 ON/OFF Board R/W 0 (Onboard)	McBSP0 ON/OFF Board R/W 0 (Onboard)

## 2.1.3 USER\_REG Register

USER\_REG is used to read the state of the 4 DIP switches and turn the 4 LEDs on or off to allow the user to interact with the DSK. The DIP switches are read by reading the top 4 bits of the register and the LEDs are set by writing to the low 4 bits.

**Table 2: CPLD USER\_REG Register**

Bit	Name	R/W	Description
7	USER_SW3	R	User DIP Switch 3(1 = Off, 0 = On)
6	USER_SW2	R	User DIP Switch 2(1 = Off, 0 = On)
5	USER_SW1	R	User DIP Switch 1(1 = Off, 0 = On)
4	USER_SW0	R	User DIP Switch 0(1 = Off, 0 = On)
3	USER_LED3	R/W	User-defined LED 3 Control (0 = Off, 1 = On)
2	USER_LED2	R/W	User-defined LED 2 Control (0 = Off, 1 = On)
1	USER_LED1	R/W	User-defined LED 1 Control (0 = Off, 1 = On)
0	USER_LED0	R/W	User-defined LED 0 Control (0 = Off, 1 = On)

**2.1.4 DC\_REG Register**

DC\_REG is used to monitor and control the daughter card interface. DC\_DET detects the presence of a daughter card. DC\_STAT and DC\_CNTL provide simple communications with the daughter card through readable status lines and writable control lines.

The daughter card is released from reset when the DSP is released from reset. DC\_RST can be used to put the card back in reset.

**Table 3: DC\_REG Register**

Bit	Name	R/W	Description
7	DC_DET	R	Daughter Card Detect (1= Board detected)
6	0	R	Always zero
5	DC_STAT1	R	Daughter Card Status 1 (0=Low, 1 = High)
4	DC_STAT0	R	Daughter Card Status 0 (0=Low, 1 = High)
3	DC_RST	R/W	Daughter Card Reset (0=No Reset, 1 = Reset)
2	0	R	Always zero
1	DC_CNTL1	R/W	Daughter Card Control 1(0 = Low, 1 = High)
0	DC_CNTL0	R/W	Daughter Card Control 0(0 = Low, 1 = High)

**2.1.5 VERSION Register**

The VERSION register contains two read only fields that indicate the BOARD and CPLD versions. This register will allow your software to differentiate between production releases of the DSK and account for any variances. This register is not expected to change often, if at all.

**Table 4: Version Register Bit Definitions**

Bit #	Name	R/W	Description
7	CPLD_VER3	R	Most Significant CPLD Version Bit
6	CPLD_VER2	R	CPLD Version Bit
5	CPLD_VER1	R	CPLD Version Bit
4	CPLD_VER0	R	Least Significant CPLD Version Bit
3	0	R	Always zero
2	DSK_VER2	R	Most Significant DSK Board Version Bit
1	DSK_VER1	R	DSK Board Version Bit
0	DSK_VER0	R	Least Significant DSK Board Version Bit

### 2.1.6 MISC Register

The MISC register is used to provide software control for miscellaneous board functions. On the 6713 DSK, the MISC register controls how auxiliary signals are brought out to the daughter-card connectors.

McBSP0 and McBSP1 are usually used as the control and data ports of the on-board AIC23 codec. The power-on state of these bits (both 0s) represents that situation. Set the corresponding McBSP select bit to use the McBSP with a daughter card instead.

The Flash and CPLD share CE1 which means that the highest DSP address bit (A21) is used to differentiate between the two. The FLASH\_PAGE bit is driven to the Flash as a replacement for that address line which is connected to A19 of the Flash. On a standard DSK, the on-board Flash is not large enough for this bit to be significant. FLASH\_PAGE is only useful if the board is re-populated with a larger pin-compatible Flash chip.

The scratch bits are unused. They can be set to any value.

**Table 5: MISC Register**

Bit	Name	R/W	Description
7	SCRATCH_5	R/W	Scratch bit 5
6	SCRATCH_4	R/W	Scratch bit 4
5	SCRATCH_3	R/W	Scratch bit 3
4	SCRATCH_2	R/W	Scratch bit 2
3	SCRATCH_1	R/W	Scratch bit 1
2	FLASH_PAGE	R/W	Flash address bit 19
1	MCBSP1SEL	R/W	McBSP1 on/off board (0 = on-board, 1 = off-board)
0	MCBSP0SEL	R/W	McBSP0 on/off board (0 = on-board, 1 = off-board)

## 2.2 AIC23 Codec

The DSK uses a Texas Instruments AIC23 (part #TLV320AIC23) stereo codec for input and output of audio signals. The codec samples analog signals on the microphone or line inputs and converts them into digital data so it can be processed by the DSP. When the DSP is finished with the data it uses the codec to convert the samples back into analog signals on the line and headphone outputs so the user can hear the output.

The codec communicates using two serial channels, one to control the codec's internal configuration registers and one to send and receive digital audio samples. McBSP0 is used as the unidirectional control channel. It should be programmed to send a 16-bit control word to the AIC23 in SPI format. The top 7 bits of the control word should specify the register to be modified and the lower 9 should contain the register value. The control channel is only used when configuring the codec, it is generally idle when audio data is being transmitted,

McBSP1 is used as the bi-directional data channel. All audio data flows through the data channel. Many data formats are supported based on the three variables of sample width, clock signal source and serial data format. The DSK examples generally use a 16-bit sample width with the codec in master mode so it generates the frame sync and bit clocks at the correct sample rate without effort on the DSP side. The preferred serial format is DSP mode which is designed specifically to operate with the McBSP ports on TI DSPs.

The codec has a 12MHz system clock. The 12MHz system clock corresponds to USB sample rate mode, named because many USB systems use a 12MHz clock and can use the same clock for both the codec and USB controller. The internal sample rate generate subdivides the 12MHz clock to generate common frequencies such as 48KHz, 44.1KHz and 8KHz. The sample rate is set by the codec's SAMPLERATE register. The figure below shows the codec interface on the C6713 DSK.




Figure 2-1, TMS320C6713 DSK CODEC INTERFACE

### **2.3 Synchronous DRAM**

The DSK uses a 64 megabit synchronous DRAM (SDRAM) on the 32-bit EMIF. The SDRAM is mapped at the beginning of CE0 (address 0x80000000). Total available memory is 8 megabytes. The integrated SDRAM controller is part of the EMIF and must be configured in software for proper operation. The EMIF clock is derived from the PLL settings and should be configured in software at 90MHz. This number is based on an internal PLL clock of 450MHz required to achieve 225 MHz operation with a divisor of 2 and a 90MHz EMIF clock with a divisor of 5.

When using SDRAM, the controller must be set up to refresh one row of the memory array every 15.6 microseconds to maintain data integrity. With a 90MHz EMIF clock, this period is 1400 bus cycles.

### **2.4 Flash Memory**

Flash is a type of memory which does not lose its contents when the power is turned off. When read it looks like a simple asynchronous read-only memory (ROM). Flash can be erased in large blocks commonly referred to as sectors or pages. Once a block has been erased each word can be programmed once through a special command sequence. After than the entire block must be erased again to change the contents.

The DSK uses a 512Kbyte external Flash as a boot option. It is visible at the beginning of CE1 (address 0x90000000). The Flash is wired as a 256K by 16 bit device to support the DSK's 16-bit boot option. However, the software that ships with the DSK treats the Flash as an 8-bit device (ignoring the top 8 bits) to match the 6713's default 8-bit boot mode. In this configuration, only 256Kbytes are readily usable without software changes.

### **2.5 LEDs and DIP Switches**

The DSK includes 4 software accessible LEDs (D7-D10) and DIP switches (SW1) that provide the user a simple form of input/output. Both are accessed through the CPLD USER\_REG register.

## **2.6 Daughter Card Interface**

The DSK provides three expansion connectors that can be used to accept plug-in daughter cards. The daughter card allows users to build on their DSK platform to extend its capabilities and provide customer and application specific I/O. The expansion connectors are for memory, peripherals, and the Host Port Interface (HPI)

The memory connector provides access to the DSP's asynchronous EMIF signals to interface with memories and memory mapped devices. It supports byte addressing on 32 bit boundaries. The peripheral connector brings out the DSP's peripheral signals like McBSPs, timers, and clocks. Both connectors provide power and ground to the daughter card

The HPI is a high speed interface that can be used to allow multiple DSPs to communicate and cooperate on a given task. The HPI connector brings out the HPI specific control signals.

Most of the expansion connector signals are buffered so that the daughter card cannot directly influence the operation of the DSK board. The use of TI low voltage, 5V tolerant buffers, and CBT interface devices allows the use of either +5V or +3.3V devices to be used on the daughter card.

Other than the buffering, most daughter card signals are not modified on the board. However, a few daughter card specific control signals like DC\_RESET and DC\_DET exist and are accessible through the CPLD DC\_REG register. The DSK also multiplexes the McBSP0 and McBSP1 of on-board or external use. This function is controlled through the CPLD MISC register.

## Chapter 3

# Physical Description

---

---

This chapter describes the physical layout of the TMS320C6713 DSK and its connectors.

<b>Topic</b>	<b>Page</b>
3.1 Board Layout	3-2
3.2 Connector Index	3-3
3.3 Expansion Connectors	3-3
3.3.1 J4, Memory Expansion Connector	3-4
3.3.2 J3, Peripheral Expansion Connector	3-5
3.3.3 J1, HPI Expansion Connector	3-6
3.4 Audio Connectors	3-7
3.4.1 J301, Microphone Connector	3-7
3.4.2 J303, Audio Line In Connector	3-7
3.4.3 J304, Audio Line Out Connector	3-8
3.4.4 J302, Headphone Connector	3-8
3.5 Power Connectors	3-9
3.5.1 J5, +5 Volt Connector	3-9
3.5.2 J6, Optional Power Connector	3-9
3.6 Miscellaneous Connectors	3-10
3.6.1 J201, USB Connector	3-10
3.6.2 J8, External JTAG Connector	3-10
3.6.3 JP3, PLD Programming Connector	3-11
3.7 System LEDs	3-11
3.8 Reset Switch	3-11

### 3.1 Board Layout

The C6713 DSK is a 8.75 x 4.5 inch (210 x 115 mm.) multi-layer board which is powered by an external +5 volt only power supply. Figure 3-1 shows the layout of the C6713 DSK.




Figure 3-1, TMS320C6713 DSK

### 3.2 Connector Index

The TMS320C6713 DSK has many connectors which provide the user access to the various signals on the DSK.

**Table 1: TMS320C6713 DSK Connectors**

Connector	# Pins	Function
J4	80	Memory
J3	80	Peripheral
J1	80	HPI
J301	3	Microphone
J303	3	Line In
J304	3	Line Out
J303	3	Headphone
J5	2	+5 Volt
J6 *	4	Optional Power Connector
J8	14	External JTAG
J201	5	USB Port
JP3	10	CPLD Programming
SW3	8	DSP Configuration Jumper

**Note:** "\*" Not populated

### 3.3 Expansion Connectors

The TMS320C6713 DSK supports three expansion connectors that follow the Texas Instruments interconnection guidelines. The expansion connector pinouts are described in the following three sections.

The three expansion connectors are all 80 pin 0.050 x 0.050 inches low profile connectors from Samtec or AMP. The Samtec SFM Series (surface mount) connectors are designed for high speed interconnections because they have low propagation delay, capacitance, and cross talk. The connectors present a small foot print on the DSK. Each connector includes multiple ground, +5V, and +3.3V power signals so that the daughter card can obtain power directly from the DSK. The peripheral expansion connector additionally provides both +12V and -12V to the daughter card. The recommended mating connector, whose part number is TFM-140-32-S-D-LC, is a surface mount connector that provides a 0.465" mated height.

**Note:** I is on an Input pin  
 O is on an Output pin  
 Z is on a High Impedance pin

## 3.3.1 J4, Memory Expansion Connector

Table 2: J4, Memory Expansion Connector

Pin	Signal	I/O	Description	Pin	Signal	I/O	Description
1	5V	Vcc	5V voltage supply pin	2	5V	Vcc	5V voltage supply pin
3	AEA21	O	EMIF address pin 21	4	AEA20	O	EMIF address pin 20
5	AEA19	O	EMIF address pin 19	6	AEA18	O	EMIF address pin 18
7	AEA17	O	EMIF address pin 17	8	AEA16	O	EMIF address pin 16
9	AEA15	O	EMIF address pin 15	10	AEA14	O	EMIF address pin 14
11	GND	Vss	System ground	12	GND	Vss	System ground
13	AEA13	O	EMIF address pin 13	14	AEA12	O	EMIF address pin 12
15	AEA11	O	EMIF address pin 11	16	AEA10	O	EMIF address pin 10
17	AEA9	O	EMIF address pin 9	18	AEA8	O	EMIF address pin 8
19	AEA7	O	EMIF address pin 7	20	AEA6	O	EMIF address pin 6
21	5V	Vcc	5V voltage supply pin	22	5V	Vcc	5V voltage supply pin
23	AEA5	O	EMIF address pin 5	24	AEA4	O	EMIF address pin 4
25	AEA3	O	EMIF address pin 3	26	AEA2	O	EMIF address pin 2
27	ABE3#	O	EMIF byte enable 3	28	ABE2#	O	EMIF byte enable 2
29	ABE1#	O	EMIF byte enable 1	30	ABE0#	O	EMIF byte enable 0
31	GND	Vss	System ground	32	GND	Vss	System ground
33	AED31	I/O	EMIF data pin 31	34	AED30	I/O	EMIF data pin 30
35	AED29	I/O	EMIF data pin 29	36	AED28	I/O	EMIF data pin 28
37	AED27	I/O	EMIF data pin 27	38	AED26	I/O	EMIF data pin 26
39	AED25	I/O	EMIF data pin 25	40	AED24	I/O	EMIF data pin 24
41	3.3V	Vcc	3.3V voltage supply pin	42	3.3V	Vcc	3.3V voltage supply pin
43	AED23	I/O	EMIF data pin 23	44	AED22	I/O	EMIF data pin 22
45	AED21	I/O	EMIF data pin 21	46	AED20	I/O	EMIF data pin 20
47	AED19	I/O	EMIF data pin 19	48	AED18	I/O	EMIF data pin 18
49	AED17	I/O	EMIF data pin 17	50	AED16	I/O	EMIF data pin 16
51	GND	Vss	System ground	52	GND	Vss	System ground
53	AED15	I/O	EMIF data pin 15	54	AED14	I/O	EMIF data pin 14
55	AED13	I/O	EMIF data pin 13	56	AED12	I/O	EMIF data pin 12
57	AED11	I/O	EMIF data pin 11	58	AED10	I/O	EMIF data pin 10
59	AED9	I/O	EMIF data pin 9	60	AED8	I/O	EMIF data pin 8
61	GND	Vss	System ground	62	GND	Vss	System ground
63	AED7	I/O	EMIF data pin 7	64	AED6	I/O	EMIF data pin 6
65	AED5	I/O	EMIF data pin 5	66	AED4	I/O	EMIF data pin 4
67	AED3	I/O	EMIF data pin 3	68	AED2	I/O	EMIF data pin 2
69	AED1	I/O	EMIF data pin 1	70	AED0	I/O	EMIF data pin 0
71	GND	Vss	System ground	72	GND	Vss	System ground
73	AARE#	O	EMIF async read enable	74	AAWE#	O	EMIF async write enable
75	AAOE#	O	EMIF async output enable	76	AARDY	I	EMIF asynchronous ready
77	ACE3#	O	Chip enable 3	78	ACE2#	O	Chip enable 2
79	GND	Vss	System ground	80	GND	Vss	System ground

## 3.3.2 J3, Peripheral Expansion Connector

Table 3: J3, Peripheral Expansion Connector

Pin	Signal	I/O	Description	Pin	Signal	I/O	Description
1	12V	Vcc	12V voltage supply pin	2	-12V	Vcc	-12V voltage supply pin
3	GND	Vss	System ground	4	GND	Vss	System ground
5	5V	Vcc	5V voltage supply pin	6	5V	Vcc	5V voltage supply pin
7	GND	Vss	System ground	8	GND	Vss	System ground
9	5V	Vcc	5V voltage supply pin	10	5V	Vcc	5V voltage supply pin
11	N/C	-	No connect	12	N/C	-	No connect
13	N/C	-	No connect	14	N/C	-	No connect
15	N/C	-	No connect	16	N/C	-	No connect
17	N/C	-	No connect	18	N/C	-	No connect
19	3.3V	Vcc	3.3V voltage supply pin	20	3.3V	Vcc	3.3V voltage supply pin
21	CLKX0	I/O	McBSP0 transmit clock	22	CLKS0	I	McBSP0 clock source
23	FSX0	I/O	McBSP0 transmit frame sync	24	DX0	O	McBSP0 transmit data
25	GND	Vss	System ground	26	GND	Vss	System ground
27	CLKR0	I/O	McBSP0 receive clock	28	N/C	-	No connect
29	FSR0	I/O	McBSP0 receive frame sync	30	DR0	I	McBSP0 receive data
31	GND	Vss	System ground	32	GND	Vss	System ground
33	CLKX1	I/O	McBSP1 transmit clock	34	CLKS1	I	McBSP1 clock source
35	FSX1	I/O	McBSP1 transmit frame sync	36	DX1	O	McBSP1 transmit data
37	GND	Vss	System ground	38	GND	Vss	System ground
39	CLKR1	I/O	McBSP1 receive clock	40	N/C	-	No connect
41	FSR1	I/O	McBSP1 receive frame sync	42	DR1	I	McBSP1 receive data
43	GND	Vss	System ground	44	GND	Vss	System ground
45	TOUT0	O	Timer 0 output	46	TINP0	I	Timer 0 input
47	N/C	-	No connect	48	EXT_INT5	I	External interrupt 5
49	TOUT1	O	Timer 1 output	50	TINP1	I	Timer 1 input
51	GND	Vss	System ground	52	GND	Vss	System ground
53	EXT_INT4	I	External interrupt 4	54	N/C	-	No connect
55	N/C	-	No connect	56	N/C	-	No connect
57	N/C	-	No connect	58	N/C	-	No connect
59	RESET	O	System reset	60	N/C	-	No connect
61	GND	Vss	System ground	62	GND	Vss	System ground
63	CNTL1	O	Daughtercard control 1	64	CNTL0	O	Daughtercard control
65	STAT1	I	Daughtercard status 1	66	STAT0	I	Daughtercard status
67	EXT_INT6	I	External interrupt 6	68	EXT_INT7	I	External interrupt 7
69	ACE3#	O	Chip enable 3	70	N/C	-	No connect
71	N/C	-	No connect	72	N/C	-	No connect
73	N/C	-	No connect	74	N/C	-	No connect
75	DC_DET#	Vss	System ground	76	GND	Vss	System ground
77	GND	Vss	System ground	78	ECL KOUT	O	EMIF Clock
79	GND	Vss	System ground	80	GND	Vss	System ground

## 3.3.3 J1, HPI Expansion Connector

Table 4: J1, HPI Expansion Connector


Pin	Signal	I/O	Description	Pin	Signal	I/O	Description
1	N/C	-	No connect	2	N/C	-	No connect
3	GND	Vss	System ground	4	HPI_RESETh	I	HPI reset input
5	CLKOUT3	O	Clock output3	6	N/C	-	No connect
7	GND	Vss	System ground	8	GND	Vss	System ground
9	HD1/AXR1[7]	I/O	HPI data 1	10	N/C	-	No connect
11	HD3/AMUTE1	I/O	HPI data 3	12	HD0/AXR1[4]	I/O	HPI data 0
13	HD5/AHCLKX1	I/O	HPI data 5	14	HD2/AFSX1	I/O	HPI data 2
15	HD7/GP0[3]	I/O	HPI data 7	16	HD4/GP0[0]	I/O	HPI data 4
17	GND	Vss	System ground	18	HD6/AHCLKR1	I/O	HPI data 6
19	HD8/GP0[8]	I/O	HPI data 8	20	GND	Vss	System ground
21	HD10/GP0[10]	I/O	HPI data 10	22	HD9/GP0[9]	I/O	HPI data 9
23	HD12/GP0[12]	I/O	HPI data 12	24	HD11/GP0[11]	I/O	HPI data 11
25	HD14/GP0[14]	I/O	HPI data 14	26	HD13/GP0[13]	I/O	HPI data 13
27	GND	Vss	System ground	28	HD15/GP0[15]	I/O	HPI data 15
29	HDS2z/AXR1[5]	I/O	Host data strobe 2	30	GND	Vss	System ground
31	GND	Vss	System ground	32	HASz/ACLKX1	I/O	Host address strobe
33	HDS1z/AXR1[6]	I/O	Host data strobe 1	34	GND	Vss	System ground
35	GND	Vss	System ground	36	HCNTL0/AXR1[3]	I/O	Host control 1
37	HCSz/AXR1[2]	I/O	Host chip select	38	GND	Vss	System ground
39	GND	Vss	System ground	40	HHWIL/AFSR1	I/O	Host half-word select
41	HCNTL1/AXR1[1]	I/O	Host control 1	42	GND	Vss	System ground
43	GND	Vss	System ground	44	HINTz/GP0[1]	I/O	Host interrupt
45	HRDYz/ACLKR1	I/O	Host Ready	46	GND	Vss	System ground
47	GND	Vss	System ground	48	N/C	-	No connect
49	HR/Wz/AXR1[0]	I/O	Host R/W strobe	50	N/C	-	No connect
51	N/C	-	No connect	52	N/C	-	No connect
53	N/C	-	No connect	54	N/C	-	No connect
55	N/C	-	No connect	56	GND	Vss	System ground
57	N/C	-	No connect	58	N/C	-	No connect
59	N/C	-	No connect	60	N/C	-	No connect
61	GND	Vss	System ground	62	N/C	-	No connect
63	N/C	-	No connect	64	N/C	-	No connect
65	N/C	-	No connect	66	N/C	-	No connect
67	N/C	-	No connect	68	SCL0	I/O	I2C0 Clock
69	N/C	-	No connect	70	GND	Vss	System ground
71	GND	Vss	System ground	72	SDA0	I/O	I2C0 Data
73	N/C	-	No connect	74	GND	Vss	System ground
75	GND	Vss	System ground	76	N/C	-	No connect
77	N/C	-	No connect	78	GND	Vss	System ground
79	GND	Vss	System ground	80	CLKOUT2/GP0[2]	I/O	GP I/O 0 bit 2

### 3.4 Audio Connectors

The C6713 DSK has 4 audio connectors. They are described in the following sections.


#### 3.4.1 J301, Microphone Connector

The input is a 3.5 mm. stereo jack. Both inputs are connected to the microphone so it is monaural. The signals on the plug are shown in the figure below.




#### 3.4.2 J303, Audio Line In Connector

The audio line in is a stereo input. The input connector is a 3.5 mm stereo jack. The signals on the mating plug are shown in the figure below.




### 3.4.3 J304, Audio Line Out Connector

The audio line out is a stereo output. The output connector is a 3.5 mm stereo jack. The signals on the mating plug are shown in the figure below.



### 3.4.4 J303, Headphone Connector

Connector J4 is a headphone/speaker jack. It can drive standard headphones or a high impedance speaker directly. The standard 3.5 mm jack is shown in the figure below.




### 3.5 Power Connectors

The C6713 DSK has 2 power connectors. They are described in the following sections.

#### 3.5.1 J5, +5 Volt Connector

Power (+5 volts) is brought onto the TMS320C6713 DSK via the J5 connector. The connector has an outside diameter of 5.5 mm. and an inside diameter of 2.5 mm. The A diagram of J5 is shown below.



#### 3.5.2 J6, Optional Power Connector

Connector J6 is an optional power connector. It will operate with the standard personal computer power supply. To populate this connector use a Molex #15-24-4041. The table below shows the voltages on the respective pins.

**Table 5: J6, Optional Power Connector**

Pin #	Voltage Level
1	+12 Volts
2	-12 Volts
3	Ground
4	+5 Volts

**WARNING !**

Do not plug into J5 and J6 at the same time.

### 3.6 Miscellaneous Connectors

The C6713 DSK has 3 additional connectors to aid the user in developing with this product. They are described in the following sections.

#### 3.6.1 J201, USB Connector

Connector J201 provides a Universal Serial Bus (USB) Interface to the embedded JTAG emulation logic on the DSK. This allows for code development and debug without the use of an external emulator. The signals on this connector are shown in the below.

**Table 6: J201, USB Connector**

Pin #	USB Signal Name
1	USBVdd
2	D+
3	D-
4	USB Vss
5	Shield
6	Shield

#### 3.6.2 J8, External JTAG Connector

The TMS320C6713 DSK is supplied with a 14 pin header interface, J8. This is the standard interface used by JTAG emulators to interface to Texas Instruments DSPs. The pinout for the connector is shown in the figure below.

TMS	1	2	TRST-	Header Dimensions Pin-to-Pin spacing, 0.100 in. (X,Y) Pin width, 0.025-in. square post Pin length, 0.235-in. nominal
TDI	3	4	GND	
PD (+3.3V)	5	6	<b>no pin (key)</b>	
TDO	7	8	GND	
TCK-RET	9	10	GND	
TCK	11	12	GND	
EMU0	13	14	EMU1	

**Figure 3-7, J8, JTAG INTERFACE**

### 3.6.3 JP3, PLD Programming Connector

This connector interfaces to the Altera CPLD, U12. It is used in the in the factory for the programming of the CPLD. This connector is not intended to be used outside the factory.

### 3.7 System LEDs

The TMS320C6713 DSK has four system light emitting diodes (LEDs). These LEDs indicate various conditions on the DSK. These function of each LED is shown in the table below.

**Table 7: System LEDs**

Reference Designator	Color	Function	On Signal State
D4	Green	USB Emulation in use. When External JTAG Emulator is used this LED is off.	1
D3	Green	+5 Volt present	1
D6	Orange	RESET Active	1
DS201	Green	USB Active, Blinks during USB data transfer	1

### 3.8 Reset Switch

There are three resets on the TMS320C6713 DSK. The first reset is the power on reset. This circuit waits until power is within the specified range before releasing the power on reset pin to the TMS320C6713.

External sources which control the reset are push button SW2, and the on board embedded USB JTAG emulator.



# Appendix A

## Schematics

---

---

---

This appendix contains the schematics for the TMS320C6713 DSK. Board components with designators over 200 (e.g. DS201, R211) are part of Spectrum Digital's embedded JTAG emulator and are not included in these schematics.

# 23-April-2003

The TMS320C6713DSK design is based on TMS320C6713 device data sheet SPRS186B and errata SPRZ173E. This schematic is subject to change without notification. Spectrum Digital Inc. assumes no liability for applications assistance, customer product design or infringement of patents described herein.


REV	DESCRIPTION	DATE	APPROVED
A	BETA	23-Apr-2003	

REV	DATE	BY	CHK	DATE
REV				
SH				
REV				
SH				
REV				
SH				
REV				
SH				

SPECTRUM DIGITAL INCORPORATED

File	TMS320C6713 DSK
Doc Number	500732
Date	Thursday, April 23, 2003
Sheet	1 of 13







Part	TMS320C6713 DSK
Doc. No.	506732
Rev.	A
Sheet	3 of 13










DAUGHTERCARD BUFFERING


File	TMS320C6713 DSK
Sheet Number	8
Part Number	506732
Date	10/28/2003
Sheet	7 of 13





DAUGHTERCARD I/F

File	TMS320C6713 DSK
Size	Document Number
B	506732
Date	08/26/2003
Sheet	8 of 13
Rev	A










Hierarchical Blocks

Title	TMS320C6713 DSK
Document Number	506732
Rev	A
Part Number	119584v_Apr03_2003
Sheet	12 of 13



Title	TMS320C6713 DSK
Doc Number	906732
Rev	A
Page	13 of 13

# Appendix B


## Mechanical Information

---

---


---

This appendix contains the mechanical information about the TMS320C6713 DSK produced by Spectrum Digital.



THIS DRAWING IS NOT TO SCALE





**SPECTRUM**  
*DIGITAL*  
INCORPORATED



Printed in U.S.A., May 2003  
506735-0001 Rev. A